TWEPP 2010 Topical Workshop on Electronics for Particle Physics

Details for Jean-Pierre Cachemiche

Affiliation: Universite d'Aix - Marseille II

Author in the following contribution

• Optimizing latency in Xilinx FPGA implementations of the GBT