3–7 Sept 2007
Prague
Europe/Zurich timezone

Session

Parallel session B4 - ASICs 1 FE chips

B4
5 Sept 2007, 10:55
Prague

Prague

Czech Republic

Presentation materials

There are no materials yet.

  1. Mr Ruud Kluit (NIKHEF)
    05/09/2007, 10:55
    Oral
    Abstract. The GOSSIP (Gas On Slimmed Silicon Pixel) detector is a candidate to be a good alternative for silicon based pixel detectors. The Gossip chip is being developed to serve as a read-out array for such a gas-filled detector. Thanks to the very low capacitance at the preamplifier input, the front-end of the chip demonstrates low-noise performance in combination with a fast peaking...
    Go to contribution page
  2. Mr Christian Kreidl (Universität Mannheim)
    05/09/2007, 11:20
    Oral
    The ASICs required to operate DEPFET matrices - a fast analog switch and a drain current readout chip - are presented.
    Go to contribution page
  3. Tomasz Fiutowski (AGH University of Science and Technology, 30-059 Krakow, Poland)
    05/09/2007, 11:45
    Oral
    In the frame of the DETNI project a 32-channel ASIC suitable for readout of a novel 2D thermal neutron detector based on a hybrid low-pressure Micro-Strip Gas Chamber and solid 157Gd converter has been developed. Each channel delivers position information, a fast time stamp of 2 ns resolution and signal amplitude proportional to the energy. The time stamp is used for correlating the signals...
    Go to contribution page
  4. Dr Christian Schmidt (GSI Darmstadt)
    05/09/2007, 12:10
    Oral
    n-XYTER is a 128 channel asynchronous, self triggered, self sparcifying readout ASIC developed as a front-end for neutron scattering detector applications. Due to the novel architecture it has attracted a considerable interest from future heavy ion experiments around the FAIR project. In particular for CBM and PANDA, n-XYTER is currently seen on one hand as the basis and starting point for a...
    Go to contribution page
  5. Dr Paul Aspell (CERN)
    05/09/2007, 12:35
    Oral
    The architecture, key design parameters and results for a highly integrated front-end readout system fabricated as a single ASIC is presented. The chip (VFAT2) comprises complex analog and digital functions traditionally designed as separate components. VFAT2 contains very low noise 128 channel front-end amplification with programmable internal calibration, intelligent “fast OR” trigger...
    Go to contribution page
Building timetable...