Conveners
Programmable Logic, Design Tools and Methods
- Marcus Julian French (Science and Technology Facilities Council STFC (GB))
Programmable Logic, Design Tools and Methods
- Marcus Julian French (Science and Technology Facilities Council STFC (GB))
Programmable Logic, Design Tools and Methods
- Marcus Julian French (Science and Technology Facilities Council STFC (GB))
-
Nico Giangiacomi (Universita e INFN, Bologna (IT))05/09/2019, 11:30Programmable Logic, Design Tools and MethodsOral
RD53A is the first prototype of RD53, the pixel detector front-end chip that will be used by the ATLAS and CMS experiments at CERN during HL-LHC, starting operation in 2026. It is implemented using 65 nm technology and it transmits data using up to four lanes running at 1.28 Gbps each. This presentation will describe the implementation of a first readout chain of the RD53A using the ATLAS...
Go to contribution page -
Todd Townsend (University of Houston)05/09/2019, 11:55Programmable Logic, Design Tools and MethodsOral
A 32 channel, 15ps resolution, Kintex 7 FPGA-based TDC DAQ for time-of-flight and time-over-threshold measurement is demonstrated along with a comparison to previous works. Results include 11ps mean bin size, less than 4ps differential nonlinearity, and less than 10ps of integral nonlinearity. Linearity is improved by multichain averaging with comparison of 1, 2, and 4 chains pre and...
Go to contribution page -
Mr Xiushan CHEN (Institut de Physique Nucléaire de Lyon, Université de Lyon, Université de Lyon 1, CNRS-IN2P3, UMR 5822)05/09/2019, 14:00Programmable Logic, Design Tools and MethodsOral
To update associated electronics with fast-timing resistive plate chamber (RPC) detectors, we present here a multi-channel time-tagging module implemented on a low-end and low-power cyclone V FPGA. A key part in each channel has a time-to-digital converter (TDC) in tapped-delay-line (TDL) architecture (built with delay line and associated registers, fine-time encoder, coarse-time counter and...
Go to contribution page -
Fernando Carrio Argos (Univ. of Valencia and CSIC (ES))05/09/2019, 14:25Programmable Logic, Design Tools and MethodsOral
The LHC Phase II Upgrade of the ATLAS Tile Calorimeter (TileCal) implies a new readout and trigger architecture. The on-detector readout electronics will transmit detector data to 32 Tile PreProcessor (TilePPr) boards in the counting rooms at the LHC frequency, sending selected data to the ATLAS FELIX and interface with the trigger systems. Each TilePPr is composed of four Compact Processing...
Go to contribution page -
Olivier Bourrion (Centre National de la Recherche Scientifique (FR))05/09/2019, 14:50Programmable Logic, Design Tools and MethodsOral
For the next upgrade, the ALICE experiment will use a Common Readout Unit (CRU) at the heart of the data acquisition system. The CRU, based on the PCIe40 hardware designed for LHCb, is a common interface between front-ends, computing system and the trigger and timing system. The 475 CRUs will interface 10 different sub-detectors with 3 sub-systems and reduce the total data throughput from 3.5...
Go to contribution page -
Ola Slettevoll Groettvik (University of Bergen (NO))05/09/2019, 16:30Programmable Logic, Design Tools and MethodsOral
Highly segmented digital tracking calorimeters (DTC) consist of multiple layers of high-granularity pixel detector CMOS sensors and absorption/conversion layers. Two separate prototypes are being developed: (1) an electromagnetic calorimeter (FoCal) for a proposed ALICE upgrade (during LS3) and (2) a hadronic calorimeter for medical proton CT imaging (pCT). These prototypes employ the ALPIDE...
Go to contribution page