Indico will be down tomorrow, Thu 15 Nov, from 7:20 CET (6:20 UTC), for a duration of 50 minutes. More details here
14-22 February 2018
Vienna University of Technology
Europe/Vienna timezone

Advanced FPGA programming

22 Feb 2018, 10:00
1h
Electrical Engineering building (Vienna University of Technology)

Electrical Engineering building

Vienna University of Technology

Vienna, Austria

Speaker

Mr Jan Pospisil (CERN, BE-BI-BP)

Presentation Materials

Your browser is out of date!

Update your browser to view this website correctly. Update my browser now

×