Speaker
Description
We present an interpretable implementation of the autoencoding algorithm, used as an anomaly detector, built with a forest of deep decision trees on FPGA, field programmable gate arrays. Scenarios at the Large Hadron Collider are considered for which the autoencoder is trained using the Standard Model. The design is then deployed for anomaly detection of unknown processes. The inference is made with a latency value of 30 ns at percent-level resource usage using the Xilinx Virtex UltraScale+ VU9P FPGA. The work is documented at https://arxiv.org/abs/2304.03836https://nam12.safelinks.protection.outlook.com/?url=https%3A%2F%2Farxiv.org%2Fabs%2F2304.03836&data=05%7C02%7Ctmhong%40pitt.edu%7C145c10d7cef14d5997c708dc5f4b5dd2%7C9ef9f489e0a04eeb87cc3a526112fd0d%7C1%7C0%7C638490024536951313%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C0%7C%7C%7C&sdata=2yF9%2F1fl7bFVNNnuK01iu7zUizXVHllm5dGcatlsTCM%3D&reserved=0
I read the instructions above | Yes |
---|