|
12:00 PM
|
--- Lunch ---
|
|
2:00 PM
|
ASICs
-
Christophe De La Taille
(OMEGA (FR))
(until 4:05 PM)
|
|
2:00 PM
|
Development of Front-end Electronics for LumiCal Detector in CMOS 130 nm Technology
-
Jakub Moron
(AGH University of Science and Technology (PL))
|
|
2:25 PM
|
High-speed, High-resolution, Radiation-tolerant SAR ADC for Particle Physics Experiments
- Prof.
Yun Chiu
(The University of Texas at Dallas)
|
|
2:50 PM
|
VMM2 - An ASIC for the New Small Wheel
-
Gianluigi De Geronimo
(Brookhaven National Laboratory (US))
|
|
3:15 PM
|
A Radiation Hardened TDC with < 10 ps Resolution and Improved Recovery Time from Single Events in 40 nm CMOS
- Mr
Jeffrey Prinzie
(KU Leuven)
|
|
3:40 PM
|
Design of Bandgap Reference Circuits in a 65 nm CMOS Technology for HL-LHC Applications
-
Gianluca Traversi
(Universita e INFN (IT))
|
|
2:00 PM
|
Systems, Planning, Installation, Commissioning and Running Experience
-
Wesley Smith
(University of Wisconsin (US))
(until 2:50 PM)
|
|
2:00 PM
|
The High Throughput Readout Chain of the DSSC 1M Pixel Detector Operating in Pulsed Mode
- Mr
Manfred Kirchgessner
(University Heidelberg)
|
|
2:25 PM
|
IPbus: A Flexible Ethernet-based Control System for xTCA Hardware
-
Tom Williams
(University of Bristol (GB))
|
|
2:50 PM
|
Trigger
-
Wesley Smith
(University of Wisconsin (US))
(until 4:05 PM)
|
|
2:50 PM
|
Upgrade of the ATLAS Central Trigger for LHC Run 2
-
Kristof Schmieden
(CERN)
|
|
3:15 PM
|
ATCA-based ATLAS FTK Input Interface System
-
Yasuyuki Okumura
(University of Chicago (US))
|
|
3:40 PM
|
First Operation of the Level-0 Trigger of the NA62 Liquid Krypton Electromagnetic Calorimeter
-
Nicola De Simone
(Universita e INFN Roma Tor Vergata (IT))
|
|
4:05 PM
|
--- Coffee break ---
|
|
4:30 PM
|
Second Poster Session
-
Mitchell Franck Newcomer
(University of Pennsylvania (US))
(until 6:30 PM)
|
|
4:45 PM
|
Adaptive power supply for the gain stabilization of SiPM
-
Ivo Polak
(Acad. of Sciences of the Czech Rep. (CZ))
|
|
4:46 PM
|
Architectural Improvements and Technological Enhancements for the APEnet+ Interconnect System
-
Andrea Biagioni
(INFN Rome Section)
|
|
4:47 PM
|
New Approach to Preamplifier-Shaper Design
-
Eduard Atkin
(NRNU MEPHI)
|
|
4:49 PM
|
Optimisation of the Front-End Electronics of Drift Tube Chambers for High-Rate Operation
-
Philipp Schwegler
(Max-Planck-Institut fuer Physik (Werner-Heisenberg-Institut) (D)
|
|
4:50 PM
|
Zero Suppression Logic of the ALICE Muon Forward Tracker Pixel Chip Prototype PIXAM and Readout Electronics Development
- Dr
Christophe FLOUZAT
(CEA Centre de Saclay)
|
|
4:53 PM
|
MicroTCA and AdvancedTCA Equipment Evaluation and Customization for LHC Experiments
-
Matteo Di Cosmo
(Ministere des affaires etrangeres et europeennes (FR))
|
|
4:54 PM
|
Readout Electronics Upgrade on ALICE/PHOS Detector for Run 2 of LHC
- Dr
Dong Wang
(Central China Normal University)
|
|
4:55 PM
|
The Readout Chain for the PANDA MVD Strip Detector
- Mr
Robert Schnell
(Justus-Liebig-Universitaet Giessen (DE))
|
|
4:57 PM
|
Low-Power Clock Distribution Circuits for the Macro Pixel ASIC
-
Luigi Gaioni
(Universita e INFN (IT))
|
|
4:58 PM
|
High-Resolution Time To Digital Converters for the KM3NeT Neutrino Telescope
-
David Calvo
(IFIC)
|
|
4:59 PM
|
Development of GEM Electronics Board (GEB) for Triple-GEM Detectors
-
Joonas Petteri Talvitie
(Lappeenranta Univ. of Technology (FI))
|
|
5:00 PM
|
Development of a FEI4 Wafer Level Stress Compensation Layer for Improvement of Thin Pixel Modules 3D Assembly
-
Gabriel Pares
(C)
|
|
5:01 PM
|
MicroTCA.4 for Industry and Research – Experiences with the Introduction of a New Crate Standard
-
Katharina Fein
(DESY)
|
|
5:02 PM
|
Test Bench Development for the Radiation Hard GBTX ASIC
-
Pedro Vicente Leitao
(CERN)
|
|
5:03 PM
|
Secondary Particle Acquisition System for the CERN Beam Wire Scanners upgrade
-
Jose Luis Sirvent Blasco
(University of Barcelona (ES))
|
|
5:04 PM
|
The Clock and Control System for the EuXFEL 2D Detectors: Firmware and System Integration
-
Erdem Motuk
(University College London)
|
|
5:05 PM
|
SET Detection and Compensation and Its Application in PLL Design
- Prof.
Jinghong Chen
(University of Houston, Texas)
|
|
5:06 PM
|
A Digital Readout System for the CMS Phase I Pixel Upgrade
-
Robert Stringer
(University of Kansas (US))
|
|
5:07 PM
|
Analogue Sum ASIC for L1 Trigger Decision in Cherenkov Telescopes Cameras
-
Lluís Freixas Coromina
(C)
|
|
5:08 PM
|
Architecture of the Upgraded BCM1F Backend Electronics for Beam Conditions and Luminosity Measurement - Hardware and Firmware
-
Agnieszka Anna Zagozdzinska
(Warsaw University of Technology (PL))
|
|
5:10 PM
|
The CMS HCAL FEE Control Module
-
Stephen Goadhouse
(University of Virginia (US))
|
|
5:11 PM
|
Thermal Analysis of the Proto-VIPRAM2D Chip
-
Tao Zhang
(SMU)
|
|
5:12 PM
|
A 12GHz Low-Jitter LC-VCO PLL in 130nm CMOS
- Prof.
Jinghong Chen
(University Of Houston, Texas)
|
|
5:14 PM
|
FBCT Fast Intensity Measurement Using TRIC Cards
- Mr
Juan Carlos Allica
(CERN)
|
|
5:15 PM
|
JTAG-based Remote Configuration of an FPGA Over Optical Fibers
-
Tiankuan Liu
(Southern Methodist University)
|
|
5:16 PM
|
The Clock Distribution System for the ATLAS Liquid Argon Calorimeter Phase-I Upgrade Demonstrator
-
Tiankuan Liu
(Southern Methodist University)
|
|
5:18 PM
|
Development of the Read-out ASIC for Muon Chambers of the CBM Experiment
-
Evgeny Malankin
(NRNU MEPhI)
|
|
5:19 PM
|
Clock and Data Recovery Implementation and Testing for the Readout Control Unit 2 in ALICE TPC.
-
Christian Torgersen
(University of Bergen (NO))
|
|
5:20 PM
|
The Upgrade Plans and Challenges of the ATLAS First-level Trigger Towards the HL-LHC
-
Per Olov Joakim Gradin
(Uppsala University (SE))
|
|
5:22 PM
|
PEALL4: A 4-channel, 12-bit, 40-MSPS, Power Efficient and Low Latency SAR ADC
-
Fatah Rarbi
(IN2P3 / LPSC Grenoble)
|
|
5:23 PM
|
The GBT-FPGA Core: Features and Challenges
-
Manoel Barros Marin
(CERN)
|
|
5:24 PM
|
The ATLAS Level-1 Muon Topological Trigger Information for Run 2 of the LHC
-
Marcos Vinicius Silva Oliveira
(Juiz de Fora Federal University (BR))
|
|
5:25 PM
|
A Pattern Recognition Mezzanine Based on Associative Memory and FPGA Technology for L1 Track Triggering at HL-LHC
-
Daniel Magalotti
(Universita e INFN (IT))
|
|
5:26 PM
|
The VFAT3-Comm-Port : A Complete Communication Port for Front-end ASICs Intended for Use within the High Luminosity Radiation Environments of the LHC.
-
Mieczyslaw Maria Dabrowski
(Warsaw University of Technology (PL))
|
|
5:28 PM
|
Depleted Monolithic Active Pixel Sensors with LF 150 nm CMOS
-
Tetsuichi Kishishita
(University of Bonn)
|
|
5:29 PM
|
CMS ECAL Electronics Developments for HL-LHC
-
Magnus Hansen
(CERN)
|
|
5:30 PM
|
Research and Design of the Electronics System for the Underground Dark Matter Detection Experiment in IHEP
- Dr
Jun Hu
(Institute of High Energy Physics, Chinese Academy of Sciences(IHEP,CAS))
|
|
5:31 PM
|
Design and Testing of Combined GEM+CSC Trigger Algorithm Firmware for the CMS Muon Endcap System
-
Aysen Tatarinov
(Texas A & M University (US))
|
|
5:32 PM
|
3D Simulation and Dopping Profile Measurements of Planar Pixel Sensors
-
Vagelis Gkougkousis
(Universite de Paris-Sud 11 (FR))
|
|
5:33 PM
|
Development of a Custom On-line Ultrasonic Vapour Analyzer and Flowmeter for the ATLAS Inner Detector, with Application to Cherenkov and Gaseous Charged Particle Detectors.
- Mr
Sergey Katunin
(PNPI St Petersberg)
|
|
5:34 PM
|
ProtoVIPRAM2D: Realization and Testing
-
Tiehui Ted Liu
(Fermi National Accelerator Lab. (US))
|
|
5:35 PM
|
Demonstrator System for the Phase-I Upgrade of the Trigger Readout Electronics of the ATLAS Liquid-Argon Calorimeters
-
Jasmin Fragnaud
(Centre National de la Recherche Scientifique (FR))
|
|
5:55 PM
|
NaNet: a Configurable NIC Bridging the Gap Between HPC and Real-time HEP GPU Computing
-
Alessandro Lonardo
(Universita e INFN, Roma I (IT))
|
|
6:45 PM
|
--- Group Photo and Conference Dinner ---
|
